राष्ट्रीय प्रौद्योगिकी संस्थान रायपुर
NATIONAL INSTITUTE OF TECHNOLOGY RAIPUR
(Institute of National Importance)
G.E. Road, Raipur – 492010 (CG)

Phone: (0771) 225 42 00
Fax: (0771) 225 46 00
Email: director.nitrr@rediffmail.com
Website: www.nitrr.ac.in

ADVERTISEMENT NO: 3514 **Dated: 15/02/2016**

WALK- IN- INTERVIEW

Recruitment of the Project Staff through Walk-in interview (Temporary Faculty, Lab Engineer, and Project Assistant) under the following DeitY-Sponsored Project of 5 years duration.

"Chips to System Design- Special Manpower Development Project (C2SD-SMDP)"

Interested candidates may attend the interview with original and attested copies of all academic and experience certificates (if any) and testimonials on **Feb 23, 2016** at **09.00 AM** in the **Department of Electronics and Telecommunication Engineering, NIT Raipur**

Details about the position(s):

S.No.	Post	Qualification	Duration	Consolidated Salary
1	Guest/Temporary Faculty No of posts: 1	ME/MTech/PhD in the field of Microelectronics/VLSI with experience in CAD tools and Chip design/Linux	Initially for the period of 1year which may be extended	For PhD Rs 40,000/- For MTech Rs 35,000/- (Per month)
2	Lab. Engineer No of posts: 1	M. Tech/M.E. in Microelectronics/VLSI with experience in CAD tools, Networking/Linux	As above	Rs. 34,000/- (Per month)
3	Project Assistant No of posts: 1	B. Tech/ M. Tech in Electronics & Comm. Engg. with experience in CAD tools Networking/Linux	As above	Rs. 20,000/- (Per month)

Terms and conditions:

1. The above position is purely contractual, initially for 1 year and renewable after every year.

2. No TA/DA will be paid for attending the interview.

3. Candidates have to appear for walk-in interview/written test with bio-data, passport photos, original certificates and attested photocopies of all certificates, mark sheets, degrees and testimonials.

4. Bio-data format is being provided with this notification. The candidates are required to bring duly filled in bio-data format along with photocopies of required documents.

5. Reporting time at the Department of Electronics and Telecommunication, NIT Raipur for the Interview/written test: **Feb 23, 2016 at 9:30 AM**.

6. Candidates reporting late will not be entertained.

7. The institute reserves the right to fill or not to fill any or all the posts.

Dr. Shrish Verma (shrishverma@nitrr.ac.in) & Dr. B Acharya (bacharya.etc@nitrr.ac.in)

Chief & Co-Chief Investigators, C2S D-SMDP

E & TC, National Institute of Technology Raipur

G.E. Road, Raipur

Chhattisgarh – 492010

India

राष्ट्रीय प्रौद्योगिकी संस्थान रायपुर
NATIONAL INSTITUTE OF TECHNOLOGY RAIPUR
(Institute of National Importance)
G.E. Road, Raipur – 492010 (CG)

Phone: (0771) 225 42 00
Fax: (0771) 225 46 00
Email: director.nitrr@rediffmail.com
Website: www.nitrr.ac.in

Paste here a recent Passport size Photograph

1. Post Applied for : Guest Lecturer / Lab Engineer / Project Assistant_____

2. Name of the Candidate (BLOCKLETTER):

3. Father's Name(BLOCKLETTER):

4. Mother's Name(BLOCKLETTER):

5. (a) Date of Birth:(DD/MM/YYYY)_____ (b)Sex(Male/Female/Other):__ _

(c) Marital Status: Married/ Single (d)Category: SC/ST/OBC/PWD/Open

6. Previous Research experience: _____

7. Publication(s), if any: _____

8. GATE/ NET (if any):Qualified (Yes/No):Score: _____ Rank:_____

Specialization: _____Year: _____

9. Academic Qualification: (Starting from Standard 10 or equivalent Examination)

Name of Exam Passed	**Name of the School/College/Institute/ University**	**Year of Passing**	**Discipline/ Specialization**	**Percentage of Marks/ CGPA**

10. (a) Address for

Communication:

(BLOCKLETTER)

(b) Contact No (Mob)

(c) E-mail ID

11. Name of the Referee with email _____

_____

12. Experience on Cadence/ ___ Synopsys/ ___ Mentor/ ___ Linux /___ Others/ _____ (in years)

I do here by declare that the information furnished in this application is true to the best of my knowledge and belief. If selected, I promise to abide by the rules and regulations of the Institute.

Date:

Note- If any information is required, extra A4 sheet may be attach.

Place: **Full Signature of the Applicant**

ELIGIBILITY

1. M.Tech./M.E./ equivalent in Microelectronics & VLSI / or E & TC with strong exposure to VLSI Design, CAD Tools with at least 6.5 CGPA or 60 percent marks in aggregate from a recognized technical institute or university/ university as a Full time program.

2. B. Tech/B.E./ in E & TC with at least 7.5 CGPA or 70 percent marks in aggregate from a recognized technical institute or university/as a Full time program.

APPLICATION CHECKLIST(AT THE TIME OF INTERVIEW)

The completed application (duly signed) must be produced with following self-attested documents at the time of interview.

i) Photocopy of marks sheet/Grade card of the secondary (10), higher secondary (10+2),

ii) Photocopy of the certificate/provisional certificate of B.E/B.Tech, M.E/M. Tech, PhD examination

iii) Photo copy of proof of date of birth

iv) No-objection certificate from the present employer, if applicable.